Amendments to the Claims:

The following listing of the claims replaces all previous listings.

l	1 (Currently Amended). A monolithically integrated vertical PIN		
2	photodiode formed in biCMOS-BICMOS technology and having a substantially		
3	planar surface facing the light and having a back side and anode terminals via		
ļ	p regions on a topside of the photodiode, wherein an i-zone of the PIN		
5	photodiode is formed by:		
5	(a) a combination of a first p⁻ epitaxial layer with a thickness of		
,	substantially 15µm at most and having a dopant concentration of less than		
3	5 * 10 ¹⁴ cm ⁻³ , wherein the p ⁻ epitaxial layer is located on a p substrate;		
)	(b) a slightly doped n epitaxial <u>second</u> layer adjacent to the first		
)	layer and having a dopant concentration in a range of substantially 10 ¹⁴ cm ⁻³		
1	to 10 ¹⁵ cm ⁻³ , wherein the an n ⁺ cathode of the PIN photodiode is incorporated		
2	into the second layer; and		
3	wherein, in lateral direction, said p regions delineate the second n		
4	epitaxial layer, and in addition to the anode terminals, a further anode contact		
5	area of the PIN diode is provided at the back side.		
1	2 (Currently Amended). The PIN photodiode of claim 1, wherein		
2	buried p ⁺ layers extending into the [[p]] p⁻epitaxial layer are located below the		
3	p regions which border the second n epitaxial layer in the lateral direction.		
1	3 (previously presented). The PIN photodiode of claim 1, wherein at		
2	least within the further anode contact area, acting as a back side, a silicon		
3	wafer bearing the photodiode is thinned.		
1	4 (previously presented). The PIN photodiode of claim 1 wherein the		
2	anode of the PIN photodiode is electrically contacted from the frontside only.		

1	5 (original). The PIN photodiode of claim 4, wherein one or		
2	more anode terminals are formed by deep trench contacts.		
1	6 (previously presented). The PIN photodiode of claim 1, wherein the		
2	slightly doped n ⁻ epitaxial layer has a dopant concentration of approximately		
3	10 ¹⁴ cm ⁻³ .		
1	7 (previously presented). The PIN photodiode of claim 1, wherein the		
2	dopant concentration of the first epitaxial layer is substantially 10 ⁺¹³ cm ⁻³ .		
1	8 (Currently Amended) The PIN photodiode of claim 1, wherein the		
2	p regions are configured as p wells in a vertical section.		
1	9 (Currently Amended) The PIN photodiode of claim 8, wherein the		
2	wells extend to the first <u>layer</u> .		
1	10 (Currently Amended). The PIN photodiode of claim 1, wherein a		
2	dopant concentration of the second layer is less than a dopant concentration		
3 .	of an n region in the second layer, wherein the n region forms the a collector		
4	doping for contacting a cathode.		
1 .	11 (previously presented). The PIN photodiode of claim 1, wherein		
2	within and spaced apart from the p regions, a cathode region is provided.		
1	12 (Currently Amended). A method for forming a monolithically		
2	integrated vertical PIN photodiode according to a biCMOS-BICMOS		
3	technology, wherein:		
4	(i) a p ⁺ silicon wafer having a p ⁻ epitaxial layer with a maximum		
5	thickness of substantially 15µm and having a dopant concentration of		
6	approximately 10 ¹³ cm ⁻³ is used as base material;		

7	(ii) after a-subsequent implementation of a buried layer a following n			
8	an n epitaxial layer having a dopant concentration within a range of			
9	approximately 10 ¹⁴ cm ⁻³ is one of deposited and incorporated; and			
10	(iii) thereafter, n and p wells are formed and standard following			
11	process steps of the technology are performed, wherein in the n ⁻ epitaxial			
12	layer an $\operatorname{n}^{\scriptscriptstyle+}$ cathode of the PIN photodiode is incorporated, and in a lateral			
13	direction p regions delineate the [[n]] <u>n</u> epitaxial layer and wherein in addition			
14	to anode terminals via the p regions of the <u>a</u> planar top side a further anode			
15	contact area is formed on the back side.			
1	13 (Original). The method of claim 12, wherein finally the silicon			
2	wafer at least within the area of the PIN diode is thinned at the back side with			
3	a protective covering formed on the front side.			
1	14 (Original). The method of claim 12, wherein the anode contact			
2	area of the back side is not particularly formed and is not electrically			
3	contacted.			
1 .	15 (Currently Amended). The method of claim 12, wherein the back			
2	side anode of a chip provided after dicing of the substrate can is electrically be			
3	contacted by attaching the chip to a lead frame or a conductive area of a			
4	wiring board by means of a conductive adhesive, if the serial resistance is not			
5	sufficient.			
	16 (Currently Amended). A monolithically vertical PIN photodiode			
1	,			
2	formed in biCMOS-BICMOS technology, wherein an i-zone of the PIN diode is formed by the combination of a slightly doped p ⁻ epitaxial layer having a			
3				
4	thickness up to substantially 15 µm with a dopant concentration of less than 5 10^{14} cm ⁻³ and being located on a highly doped p ⁺ substrate, with a slightly			
5				
6	doped n ⁻ epitaxial layer formed adjacent to the p ⁻ epitaxial layer and having a			

7	dopant concentration in the range of approximately 10 ¹⁴ cm ⁻³ , as range of		
8	dopant concentration $\leq 10^{14}$ cm ⁻³ to $< 10^{15}$ cm ⁻³ , into which the n ⁺ cathode of		
9	the PIN photodiode is incorporated, wherein p regions laterally delineate the		
10	[[n]] n epitaxial layer in lateral direction and wherein in addition to the anode		
11	terminals, via the p well regions of the planar front side, a further anode		
12	contact area of the PIN diode is provided at the back side via the p well		
13	regions of the planar front side.		
1	17 (previously presented). The monolithically integrated vertical PIN		
2	photodiode of claim 16, wherein the range of dopant concentration is		
3	substantially 10 ¹³ cm ⁻³ .		
1	18 (Currently Amended). The monolithically integrated vertical		
2	PIN photodiode of claim 16, characterized in that <u>wherein</u> buried p⁺ layers		
3	extending extend into the p epitaxial layer and are located below the p		
4	regions, which laterally delineate the slightly doped n [[n]] epitaxial layer in		
5	lateral direction.		
1	19 (Currently Amended). The monolithically integrated vertica		
2	PIN photodiode of claim 16, characterized in that at least within the back side		
3	anode[[,]] the silicon wafer is thinned.		
1	20 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 16, characterized in that the anode of the PIN photodiod		
3	is electrically contacted from the front side only.		
1	21 (original). The monolithically integrated vertical PIN		
2	photodiode of claim 20, wherein one or more anode terminals are formed by		
3	deep trench contacts.		

22 (Currently Amended) A method of forming a monolithically 1 integrated vertical PIN photodiode in biCMOS BICMOS technology, wherein: 2 a p⁺ silicon wafer having formed thereon a p⁻ epitaxial layer with (i) 3 a thickness of approximately 15µm and having a dopant concentration of 4 approximately 10¹³ cm⁻³ is used as an initial material: 5 (ii) after the a subsequent implementation of the a buried layer, the 6 [[n]] an n epitaxial layer subsequently formed is deposited according to a 7 standard process flow is deposited with a dopant concentration having of 8 about 10¹⁴ cm⁻³; and 9 (iii) thereafter, the n and p wells are formed and all further standard 10 subsequent process steps of the technology are performed, wherein the n⁺ 11 cathode of the PIN photodiode is incorporated into the n⁻ epitaxial layer, 12 wherein in lateral direction p regions laterally delineate the [[n]] an n epitaxial 13 layer and wherein in addition to anode terminals, via the p well regions of the 14 planar front side, a further anode contact area of the PIN diode is formed on 15 the back side, via the p well regions of the planar front side such that said 16 further anode contact area of the chip obtained after the dicing of the substrate 17 can be contacted by attaching the chip to a lead frame or a conductive area of 18 a wiring board by means of a conductive adhesive, to support a sufficiently 19 small serial resistance. 20 23 (Original). The method of claim 22, wherein in that in a final step the 1 silicon wafer is thinned at the back side at least within the PIN diode with the 2 front side being covered by a protective covering. 3 24 (Original). The method of claim 22, wherein the anode contact area 1 on the back side not particularly being formed and not electrically being 2 contacted.

3

1	25 (Currently Amended).	The PIN photodiode of claim 1,	
2	wherein the p^- epitaxial layer is located on a highly doped [[p]] p^+ substrate.		
1	26 (Currently Amended).	The PIN photodiode of claim 2,	
2	wherein the p regions are configured as p wells in a vertical section and		
3	wherein the p wells extend to the buried layer.		